AMD 2006 Annual Report Download - page 174

Download and view the complete annual report

Please find page 174 of the 2006 AMD annual report below. You can navigate through the pages in the report by either clicking on the pages listed below, or by using the keyword search tool below to find specific information within the annual report.

Page out of 312

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
  • 265
  • 266
  • 267
  • 268
  • 269
  • 270
  • 271
  • 272
  • 273
  • 274
  • 275
  • 276
  • 277
  • 278
  • 279
  • 280
  • 281
  • 282
  • 283
  • 284
  • 285
  • 286
  • 287
  • 288
  • 289
  • 290
  • 291
  • 292
  • 293
  • 294
  • 295
  • 296
  • 297
  • 298
  • 299
  • 300
  • 301
  • 302
  • 303
  • 304
  • 305
  • 306
  • 307
  • 308
  • 309
  • 310
  • 311
  • 312

EXECUTION VERSION
“CMOS 13S2” means a 32 nanometer CMOS logic fabrication process, which is a performance enhanced version of CMOS13S, and which is researched and
evaluated for feasibility in the Pre-T0 Activities and/or thereafter further developed, all pursuant to this Agreement to be further defined in Exhibit A.8.
“CMOS 14S” means a 22 nanometer CMOS logic fabrication process researched and evaluated for feasibility in the Pre-T0 Activities and/or thereafter further
developed, all pursuant to this Agreement to be further defined in Exhibit A.9.
“Designated Invention” means an Invention for which a patent application has been filed by one or more of the Parties pursuant to Sections 11.1 or 11.2.
“Derivative Process(es)” shall have the meaning ascribed to it in Section 8.1
“Development Facilities” means the (i) IBM Development Facilities and (ii) any other facilities agreed to by the Parties in writing.
“Embedded DRAM” or “eDRAM” means a device that either (i) primarily carries out logic functions, and includes one or more dynamic random access memory
(DRAM) cells embedded within logic circuitry on the same semiconductor substrate, or (ii) primarily carries out memory functions, and includes one or more
DRAM cells in combination with a static random access memory (SRAM) array on the same semiconductor substrate (including an array of SRAM cells linked
with bit lines, word lines, sense amplifiers and decoders).
“eDRAM Licensed Product” means Integrated Circuits that include Bulk CMOS Information, Industry Standard Information, High Performance Device
Information, SOI Device Information, or any combination thereof, and eDRAM Technology, or any portion thereof, other than Foundry Products.
“eDRAM Technology” means semiconductor fabrication processes, designs and design techniques specifically developed for or directed to Embedded DRAM,
regardless of the application to which it is applied.
“Foundry Company(ies)” means an entity having a majority of its revenue arising from the sale of Integrated Circuits wherein all the following conditions are
met: (i) the ***, or *** and/or ***, for such Integrated Circuit product are ***; (ii) ***; and (iii) *** is contractually bound to ***. Foundry Company also
includes any other entity that has as its ***, wherein at least *** percent (***%) of the ownership interest in such entity is held by a *** (as defined in the first
sentence of this paragraph), and wherein such ***.
“Foundry Product” shall mean an Integrated Circuit wherein all the following conditions are met: (i) the ***, or *** and/or ***, for such Integrated Circuit
product *** ***; (ii) *** of such product (except for providing standard design libraries, design enablement tools or other intellectual property to the Third Party
to specifically assist with the design of the product); and (iii) *** is contractually bound to ***.
***Confidential Treatment Requested.
Third Amendment and Restatement of “S” Process Development Agreement between AMD and IBM
IBM - AMD Confidential Page 6 of 90
Source: ADVANCED MICRO DEVIC, 10-K, March 01, 2007